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[57] ABSTRACT 
Low power linear digital signal processing circuits are 
fabricated based on a design synthesis process using activity 
metrics. The average activity value 8; of all the input nodes 
of the circuit is determined. Architectural transformations of 
the circuit are performed in order to minimize the average 
activity value over all the nodes. The transformation result-
ing in the minimum activity value is the synthesized design 
used as the basis for fabricating a low power linear digital 
signal processing circuit. 
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SYNTHESIS OF LOW POWER LINEAR 
DIGITAL SIGNAL PROCESSING CIRCUITS 
USING ACTIVITY METRICS 
This is a continuation of application Ser. No. 08/228,122 5 
filed Apr. 15, 1994, now abandoned. 
2 
overall power consumption increases or decreases as a result 
of an applied architectural transformation, without incurring 
a resulting high computation cost. 
A principal object of the present invention is therefore, to 
provide of a method of synthesizing low power linear digital 
signal processing circuit using activity metrics. 
FIELD OF INVENTION 
The present invention relates to a method of fabricating 
low power linear digital signal processing circuits based on 
a design synthesis process using activity metrics. 
Specifically, a data flow graph is derived which results in the 
minimum overall circuit activity value 8; for the circuit 
comprising word-parallel and/or bit-serial arithmetic opera-
tions. The result is a circuit design with minimal power 
consumption which then forms the basis of a fabricated 
circuit. 
A further object of the invention is the synthesis of low 
power linear digital signal processing circuits using the 
average activity 8; at each node and the capacitive load C; at 
10 
each node as cost metrics, the sum of which is to be 
minimized. 
Another object of the invention is to provide fabrication 
of a low power linear digital signal processing circuit using 
15 the design synthesized in accordance with the present inven-
tion. 
BACKGROUND OF THE INVENTION 
Circuit power requirements have become an increasingly 
important design parameter as a result of the increasing use 
20 
of portable systems, such as personal communication and 
computing systems. Linear digital signal processing (DSP) 
circuits have found widespread application in these systems 25 
where it is well known that power consumption in CMOS 
digital circuits is directly related to node activity. In such 
circuits, power consumption is attributable to three major 
components: leakage current, short circuit current and 
switching current. Leakage current is typically much smaller 30 
than either of the other currents. Short circuit current can be 
minimized by the use of proper circuit design techniques. 
The power consumed due to switching of a CMOS gate with 
a load capacitance CL is given by P=ri(CL * V a/*f) where f 
is the clock frequency, V aa is the power supply voltage, and 35 
ri is the probability of a logic transition at the outputs of 
different gates of a digital circuit that determines the activity 
at the respective nodes of the circuit. Hence, node activity is 
directly related to the power consumed by a digital circuit. 
Interest in circuit design with power as a design parameter 40 
has been on the rise. Recently, studies have been conducted 
of power optimization issues during various stages of CAD, 
eg. technology mapping, multilevel logic optimization and 
FSM synthesis. In the high level synthesis area studies have 
been made of architectural transformations (which preserve 45 
the circuit input-output relationship) for circuit optimization 
based upon area, speed, and power criteria. 
Further and still other objects of the present invention will 
become more clearly apparent when the following descrip-
tion is read in conjunction with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic diagram of a linear digital circuit 
model; 
FIG. 2 is a data flow graph of an IIR Filter; 
FIG. 3 is a schematic representation of a four-bit parallel 
adder; 
FIG. 4 is a schematic representation of a bit-serial adder; 
FIG. 5 is a graphical representation of the activity at the 
output of a bit-parallel multiplier as a function of the value 
of the multiplier constant; 
FIG. 6 is a graphical representation of the activity at the 
output of a bit-serial multiplier as a function of the value of 
the multiplier constant; 
FIG. 7 is a schematic representation of the arrangement 
used to perform activity measurements of an adder; 
FIG. 8 is a graphical representation of activity experi-
ments performed using word-parallel addition; 
FIG. 9 is a graphical representation of activity experi-
ments performed using bit-serial addition; 
FIG. 10 is a schematic diagram of a balanced computation 
line for 1=2; 
FIG. 11 is a schematic diagram of a pipelined bit-serial 
array of adders, 
FIG. 12 is a preferred algorithm for low-power synthesis 
design; 
SUMMARY OF THE INVENTION 
FIG. 13 is a is a data flow graph of an IIR filter based on 
50 a design having the lowest average value of 8;; 
The present invention identifies architectural transforma-
tions which minimize circuit activity measures without 
compromising hardware costs. Such an identification com-
bined with low-power metrics of the type proposed in an 
article by A Chandrakasan et al entitled "HYPER-LP: A 55 
System for Power Minimization Using Architectural Trans-
formation" in Proc. Intl. Conf. Computer-Aided Design, pp 
300--303, 1992, form the basis of a powerful ultra low power 
DSP synthesis method. 
FIG. 14 is a data flow graph of an IIR filter based on a 
design having the largest average value of 8;. 
DETAILED DESCRIPTION OF THE 
INVENTION 
Referring now to the figures and to FIG. 1 in particular, 
there is shown a schematic diagram of a linear digital circuit. 
Circuitry in box 10 computes a linear transform of its 
(n+m) inputs and generates (n+w) outputs as shown. At time 
The present method does not make any assumption 
regarding gate-level implementations of adders and multi-
pliers used in DSP synthesis. The method is based upon 
abstract functional models of DSP operations. In this regard, 
the methods are technology independent and must be ana-
lyzed at the hardware algorithm level. Moreover, the inven-
tion is not driven by accurate power estimation criteria since 
the invention is primarily concerned with determining if the 
60 t, data words corresponding to the circuit states (outputs of 
memory elements 12) s1(t), sit), ... , sn(t) and the inputs 
u1(t), uit), ... , um(t) are fed to box 10, which in turn 
generates the outputs y1(t), yit), ... , Yw(t) and the circuit 
next states s1(t+l), sit+l), ... , sn(t+l). The operation of the 
65 circuit can be represented mathematically by a system of 
equations given by Y(t+lf =MX(tf, where X(t)=[s1(t), 
sit), ... , sn(t), u1(t), uit), ... , um(t)] and Y(t+l)=[s1(t+l), 
5,808,917 
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sit+l), ... , sn(t+l), Y1(t+l), yit+l), Yw(t+l)]. 
Consider the expression for s;(t+l) given by Equation (1). 
j~n j~m (1) 
4 
The stochastic process ~(t) has rational values between 0 
and 1. Due to the fact that the digital circuits being consid-
ered are linear time-invariant, this stochastic process is strict 
sense stationary (one whose statistical properties are invari-
s;(t + 1) ~ .L: mus/t) + . L: m;pj(t) 
1~1 1~n+1 
This equation can be implemented by first performing the 
multiplications m;-s-(t) and m;ju/t) and then adding the 
results using an add~r tree. Such a circuit, as shown in FIG. 
1, is referred to as the computation tree for s;(t+l). In 
general, there will exist (n+w) such computation trees in box 
10. For logic minimization purposes, the values obtained at 
intermediate nodes of these trees can be shared by one or 
more computation trees. 
5 ant to a shift of the time origin). Also assume that this 
stochastic process is mean-ergodic, i.e., that ~(t) and ~(t+i:) 
become uncorrelated for i;---;.oo. Table 1 shows the average 
activity 8(0, N) of the output of the filter in FIG. 2 for 
different values of N in word-parallel and bit-serial arith-
metic. Table 1 indicates that the mean of the stochastic 
10 process is almost constant, independent of time. While the 
filter in FIG. 2 has a single input, in general it is assumed that 
stochastic processes at the circuit inputs are mutually inde-
pendent. Moreover, the strict sense stationary assumption is 
here shown experimentally to be valid for general sequential In order to understand the invention, consider the data 
flow graph of an IIR filter shown in FIG. 2, which can be 
described by the equation. 
s1(t + 1) s1(t) Ct C3 0 0 k 
s2(t) 
s2(t+ 1) 
15 circuits of the type shown in FIG. 1. Since the processes at 
the circuit outputs are strict sense stationary, so are the 
processes at all the internal data flow graph nodes. Table 2 
shows the values of 8(0, N) for N>>O corresponding to the 
multiplier outputs of the IIR filter in FIG. 2 (input values to 
0 0 0 0 
s3(t) 20 the filter are randomly generated data words). 
s3(t+ 1) (c1 + c2) (1 + c3) C4 C6 k 
s4(t+ 1) 0 0 0 0 s4(t) 
u(t) 
The computation tree for s1(t+l) for example, is described 25 
by the equation s1(t+l)=c1s1(t)+c3 sit)+ku(t). 
The filter of FIG. 2 can be implemented using either 
word-parallel or bit-serial arithmetic. In the word-parallel 
case, each signal (arc) of the data flow graph of FIG. 2 
represents W bits of data comprising a data word. The W bits 30 
bw, bw_1 , ... , b0 are fed in parallel to the respective adders 
and multipliers shown in FIG. 2. The delays are designed to 
hold W bits of data in parallel. At time t+l, let z out of W 
bits have different logic values than at time t. The ratio 
~(t)=z/W is defined to be the signal activity at time t. The 35 
variable ~(t) is a random variable for different values oft and 
represents a stochastic process. The average activity 8(t,t+N) 
of a signal over N consecutive time frames is defined as in 
Equation (2). 
i~t+N 
8(1, t + N) ~ 1/N L: i)(i) 
(2) 40 
l=t 
For example, consider the four-bit parallel adder shown in 
FIG. 3, where FA represents a combinational full adder. Let 
the inputs be A=a3 a2 a1 a0 =0101 and B=b3 b2b1 b0 =1010 and 45 
output o3o2 o1o0 =1111 at time t. If the input A changes to 
A=0001, then at time t+l, the output becomes 1011. Hence 
the output activity is given by ~( t)=V.. 
In the case of bit-serial arithmetic, the bit values of a data 
word are transmitted serially over a single data line over 50 
consecutive time steps. As an example, consider the bit-
serial adder shown in FIG. 4. Initially, the FA value is set to 
logic 'O'. To add A=0001 to B=1010, the sequence a;b;=lO, 
01, 00 and 01 is fed to the adder. The output sequence s;=l, 
1, 0, 1 is obtained (least significant bit first). Let there be z 55 
transitions of the (single) data line per data word processed. 
The signal activity for bit-serial arithmetic is defined to be 
~(t)=z/(W-1) and is given by 2/3 for the above example. As 
before, ~(t) is a random variable and represents a stochastic 
process. The average activity 8(t,t+N) is given by the same 60 
expression as for the word-parallel case except that ~(t) is 
defined as above. The particular definitions of ~(t) for 
word-parallel and bit-serial arithmetic are chosen to reflect 
the activities on the inputs of logic implementations corre-
sponding to the two DSP implementation technologies. The 65 
invention is applicable to both word-parallel and bit-serial 
arithmetic implementations. 
TABLE 1 
Average Out12ut ActivitJ: 
N Bit serial 8 Word parallel 8 
1000 0.512916 0.359360 
5000 0.513529 0.354571 
10000 0.513471 0.353873 
15000 0.514652 0.355499 
20000 0.514911 0.355618 
TABLE 2 
Average Activities at Multiplier Outputs. 
Multiplier constant 8 
c, 0.2855823838 0.254827 
C2 0.4512591755 0.275021 
C3 -0.9116860618 0.308087 
C4 0.4457342317 0.348118 
C5 -0.99999999 0.384857 
Co -0.913078673 0.381570 
In low power design, the transformations described below 
are based on the properties of associativity and commuta-
tivity of linear operations. The method used is to minimize 
the cost ~;~/~y8;(0, N)*C;, where 8; is the average activity 
at node i (out of y such nodes) and C; is the capacitive load 
on the i'th node. Under the simplifying assumption that the 
capacitive loads on all the nodes are similar, this reduces to 
the problem of minimizing the average value of 8; over all 
the circuit nodes. As noted above, the stochastic processes at 
the internal nodes of the circuit data flow graph are also 
strict-sense stationary. Since the behavior of the circuitry in 
box 10 is uniquely specified by the matrix M, it follows that 
the average activity 8; for a specified input is independent of 
the implementation of the circuitry and depends only on the 
specification of M. This allows the use of the following 
procedure for low-power design. 
First, by simulation methods, determine the average 
activities 8; of all the inputs to the circuitry in box 10 in FIG. 
1. 
Second, use architectural transformations on the imple-
mentation of the circuitry in box 10 to minimize the average 
value of 8; over all its nodes. 
In order to determine how the data flow graph of the 
circuitry in box 10 should be transformed, it is necessary to 
5,808,917 
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study how node activity at the output of a constant multiplier 
is affected when the constant value is changed and how the 
activity at the output of an adder is affected by a change in 
the activity of either of its inputs. 
In measuring the activity of constant multipliers, consider 5 
a multiplier that multiplies W-bit data words by a W-bit 
binary constant. First consider the case of word-parallel 
multiplication. It is assumed that all the operands are nor-
malized to lie between +1.0 and -1.0. For a given constant 
value, the data input of the multiplier is simulated with 10 
random inputs with average activity B=0.5. The number of 
patterns used for simulation was 20,000. FIG. 5 shows a 
graphical plot of the activity at the output of the multiplier 
versus the value of the multiplier constant, in the range -1.0 
to +1.0. Negative numbers were represented using two's 15 
complement arithmetic. 
As is seen from the graph in FIG. 5, the average activity 
at the output of the multiplier monotonically increases with 
the absolute value of the multiplier constant. The observed 
behavior can be explained as follows. A constant multiplier 20 
maps input X to output Y, given by Y =a* X, where 
-1~a~1. Since Y and X are both W-bit wide, the 2 w values 
of X for -1~X~1, are mapped onto values ofY in the range 
-a~Y~a. Since lal<l, this mapping is many-to-one. The 
smaller the value of a, the larger the number of data values 25 
of X that are mapped to a single output value of Y. This 
causes the average activity of the output Y to drop off 
gradually with decreasing values of a. 
The above experiment was repeated for the case of 
bit-serial multiplication. The results of the simulation for 30 
O~a~l, are shown in FIG. 6. The graph for -l~a~O is a 
mirror image about the y-axis of the graph of FIG. 6, and is 
not shown. The major difference between the graphs of 
FIGS. 5 and 6 is that in FIG. 6, the average output activity 
saturates to 0.5 for values of a>0.5 (due to intra-word 35 
activity). 
In measuring the activity of adders, consider the addition 
Z=X + Y. Let the average activities of the input X and Y be 
Bx and By, respectively. Experiments to measure the average 
activity of the output B2 for a given value of Bx and different 40 
values of By were conducted. The experimental arrangement 
used to perform the measurements is shown in FIG. 7. 
In FIG. 7, the selection of the constant axis used to create 
a stochastic process at the input X of the adder 20 with 
average activity Bx. For a predetermined value of ax, and 45 
thereby Bx, the average activity B2 is tabulated for different 
values of By. FIG. 8 graphically illustrates the results of two 
experiments performed using word-parallel addition for 
Bx=0.337137 and Bx=0.439506. The asymptotes 
y=0.337137 and y=0.439506 as well as line y=x are shown 50 
in the graph. The y-axis corresponds to the average activity 
6 
TABLE 3-continued 
Validation of the Max Hypothesis 
Adder inl in2 max output 
no. activity activity activity activity 
0.275021 0.313207 0.313207 0.317222 
7 0.348118 0.381570 0.381570 0.381659 
8 0.384857 0.384930 0.384930 0.393405 
In both of the above experiments the stochastic processes 
at the two adder inputs are mutually independent and 
uncorrelated. Under this assumption the following conclu-
sion (hereby referred to as the max hypothesis) is reached 
from analysis of FIGS. 8 and 9. 
For word-parallel and bit-serial arithmetic, the average 
activity B2 at the output of the adder of FIG. 7 can be closely 
approximated by B2 =max(Bx, By). This result, although 
derived for uncorrelated inputs, was found to be applicable 
with reasonable accuracy to cases of correlated inputs due to 
reconvergent fanout and sequential feedback. The result can 
be applied to linear digital circuits since these circuits 
contain only constant multipliers and adders. Table 3 shows 
average activity values at the inputs and outputs of all the 
adders of the IIR filter in FIG. 2 under sinusoidal input 
stimulation. The adders are numbered row-wise from left to 
right, starting with upper left corner. Hence, the max hypoth-
esis is quite accurate under practical conditions which 
include signal correlation effects. 
In order to perform synthesis for low power circuit design, 
consider a word-parallel computation tree with I inputs i1 , 
i2 , ... , iI and output y=":I.j~j~IaA,aj being rational constants. 
Assume that all operations are pipelined. For simplicity, let 
I =21-1, where 1 is the number of levels in a perfectly 
balanced adder tree. FIG. 10 shows such a tree for 1=2. If the 
input values to the tree are assumed to be mutually inde-
pendent and uncorrelated, then the following result is 
obtained for word-parallel as well as bit-serial circuits the 
minimum average value of B; over all the nodes of a 
balanced adder tree with I inputs is obtained when (a) 
a0~a1 ~ ... ~aior (b) a0~a1 ~ ... ~aI. That is, the value 
of aj monotonically increases or decreases in order of 
addition for minimum power requirement. 
The result for Case (a) is proved by showing that any 
other ordering of the constants a; will cause the average 
activity to increase as follows. From the graphs of FIGS. 5 
and 6, it is clear that B0 >B1 > ... >BI, where Bj is the average 
activity at the output of the multiplier corresponding to aj. 
Consider two adders at the topmost level of the adder tree, 
the first with inputs aP *iP and aq *iq, and the second with 
inputs ar *ir and as *i" such that aP>aq>ar>as. If aq and ar 
are interchanged, then the average activity at the output of 
the first adder will still be proportional to aP due to the max 
hypothesis. However, the average activity at the output of 
B2 at the output of the adder while the x-axis corresponds to 
the average activity By. An identical experiment was per-
formed for bit-serial addition and the results are shown in 
FIG. 9. 55 the second adder will increase from ar to aq. 
TABLE 3 
Validation of the Max Hypothesis 
Adder inl in2 max 
no. activity activity activity 
0.272694 0.308450 0.308450 
2 0.313231 0.317222 0.317222 
3 0.304119 0.381659 0.381659 
4 0.384963 0.393405 0.393405 
5 0.308087 0.254827 0.308087 
output 
activity 
0.313231 
0.304119 
0.384963 
0.360739 
0.308450 
60 
65 
The proof for Case (b) is obtained by symmetry. The 
worst case assignment of constants to multipliers, that 
maximizes average B;, occurs when a0~a2~a4~a6 ... 
~a1 ~a3 ~a5 ... ~aI. The above results can be trivially 
extended to adder trees that are not perfectly balanced. The 
following result is based on the max hypothesis that the 
minimum average value of B; over all the nodes of a 
computation tree is achieved by a pipelined/bit-serial array 
of adders as in FIG. 11 for which a0 ~a1 ~a2~ ... ~aI. 
The synthesis algorithm is simulation-based and proceeds 
as shown in FIG. 12. The initial circuit specifications are 
defined 30 including deriving a data flow graph. The average 
5,808,917 
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activity 8; at each node i at the input to all the adder trees is 
computed 32 by simulation. The given circuit is simulated at 
the functional level with random, mutually independent 
circuit input values. The preferred simulation method is 
based on a Monte-Carlo power estimation technique pro- 5 
posed in Burch et al, "McPower: A Monte Carlo Approach 
to Power Estimation" in Proc. Euro. Des.-Autom Conf., pp 
90 to 97, 1992. 
The present invention uses simplifying heuristics to speed 
up the simulation process. The underlying measurements of 10 
8; are very accurate and have been validated by simulations 
over large sampling periods. From the above measurements, 
the activities at the inputs to all adder trees are noted. By 
applying the max hypothesis, the adder trees are restructured 
as discussed earlier and average activities recomputed. The 15 
procedure forces additions with high activity to be moved 
closer to the root of a computation tree and vice versa. 
A decision is then made 34 whether the average activity 
value 8; can be minimized, i.e. improved. The decision is 
made by determining whether aj monotonically increases or 20 
monotonically decreases. If the activity value cannot be 
improved, the process is terminated 36 and the design 
synthesis is completed. If the activity value can be 
minimized, all of the adder trees are restructured 38 to 
improve the minimum average activity value 8;. The restruc- 25 
tured tree configuration is provided to recompute the aver-
age activity value 32 and the process repeats until it is 
decided 34 that the average activity value cannot be further 
minimized, at which time the process stops 36 and the 
design synthesis is complete 30 
8 
TABLE 4 
Synthesis Results. 
Ckt % 
name Stimulus Arithmetic WC BC difference 
CKTl Sin WP 0.258766 0.251816 3% 
CKTl Sin BS 0.309335 0.301768 3% 
CKTl Audiol WP 0.187481 0.180840 4% 
CKTl Audiol BS 0.427692 0.420392 2% 
CKTl Audio2 WP 0.173532 0.166943 4% 
CKTl Audio2 BS 0.426765 0.4149476 2% 
CKT2 Random WP 0.242173 0.200467 21% 
CKT2 Random BS 0.301690 0.273232 10% 
CKT2 Sin WP 0.315967 0.283371 23% 
CKT2 Sin BS 0.315967 0.283371 12% 
CKT2 Audiol WP 0.177544 0.137931 22% 
CKT2 Audiol BS 0.388835 0.345016 11% 
CKT2 Audio2 WP 0.163238 0.123954 24% 
CKT2 Audio2 BS 0.387918 0.344143 11% 
CKT3 Random WP 0.429776 0.414485 4% 
CKT3 Random BS 0.403163 0.3919178 4% 
CKT3 Sin WP 0.392445 0.382565 3% 
CKT3 Sin BS 0.399348 0.390581 2% 
CKT3 Audiol WP 0.342524 0.329798 4% 
CKT3 Audiol BS 0.490170 0.478276 2% 
CKT3 Audio2 WP 0.323641 0.310799 4% 
CKT3 Audio2 BS 0.488263 0.475241 3% 
IIR2 Random WP 0.342432 0.331822 3% 
IIR2 Random BS 0.513006 0.502194 2% 
IIR2 Audiol WP 0.283541 0.272659 4% 
IIR2 Audiol BS 0.454018 0.442747 2% 
The present invention provides a new synthesis procedure 
After the design synthesis is stopped 36, a circmt is 
fabricated 40 based on the synthesized design. The circuit 
comprises either word-parallel or bit-serial arithmetic 
devices, the fabrication of which forms a combinational 
logic circuit and is well known in the art. 
The optimization algorithm was applied to several prac-
tical circuits and the decrease in the average value of 8; over 
for low power linear DSP circuits. The activity effects in 
adders and multipliers is used to derive optimal designs of 
computation trees of linear circuits from which a method for 
designing low-power linear sequential circuits is developed. 
The method uses the knowledge that the stochastic activity 
35 process is strict-sense stationary. 
all the circuit nodes was measured. This is a close approxi-
mation to the power consumption savings as other factors 
such as node capacitance and power supply voltage were left 40 
unchanged by the data flow graph transformations. It was 
assumed that word-parallel implementations were pipelined 
and that the outputs of parallel adders and multipliers were 
clocked into data registers. FIG. 13 shows the transformed 
data flow graph of the IIR filter in FIG. 2 corresponding to 45 
the lowest average value of 8; over all the circuit nodes. For 
comparison, the worst-case data flow graph for the same IIR 
filter in FIG. 2 is shown in FIG. 14 (with the largest average 
value of 8J 
The synthesis procedure of FIG. 12 uses random input 50 
values for circuit simulation. Experiments were conducted 
to validate the conclusions for other input waveforms. Table 
4 shows results obtained on several test circuits. For each 
While there has been described and illustrated a preferred 
a method of synthesizing low power linear DSP circuits, it 
will be apparent to those skilled in the art that variations and 
modifications are possible without deviating from the spirit 
and broad principles of the present invention which shall be 
limited solely by the scope of the claims appended hereto. 
What is claimed is: 
1. A method of synthesizing a low power linear digital 
signal processing circuit comprising the steps of; 
(a) defining initial circuit specifications; 
(b) computing the average activity value 8; at the node i 
for each input of the circuit; 
wherein said average activity value is derived by aver-
aging the result of a stochastic process representative 
of potential changes in the state of said node over a 
finite number of consecutive time frames; 
(c) determining if the computed average activity value is 
the minimum value, 
(i) if the computed average activity value is not the 
minimum value, transforming the circuit to minimize 
the average activity value and return to step (b ), 
(ii) if the computed average activity value is the mini-
mum value, selecting the circuit used for computing 
the minimum value 8; as a synthesized design; and 
( d) synthesizing a low power linear digital signal pro-
cessing circuit based on said synthesized design. 
2. A method of synthesizing a low power linear digital 
signal processing circuit as set forth in claim 1 where said 
computing the average activity value 8; at node i is per-
formed by minimizing the value ~;~/~Y8;(0,N)*C;, where y 
circuit, measurements of average 8; were made for the 
best-case and worst-case data flow graph transformations for 55 
both word-parallel (WP) as well as bit-serial (BS) imple-
mentations. For each circuit, a measurement was made of 
how well it performed with other types of stimuli: random, 
sinusoidal (Sin), and speech input (Audio 1 and Audio 2) 
waveforms. Among the four circuits considered, CKTl and 
CKT2 are two elliptic filters, CKT3 is a control circuit and 60 
CKT4 is an IIR filter. In Table 4, WC and BC stand for the 
average values of 8; for the worst-case and best-case data 
flow graphs. The last column is a measure of the power 
savings possible. From Table 4, it is clear that the data flow 
graph transformations made by the synthesis procedure of 
the present invention perform equally well for different input 
signals. 
65 is the total number of nodes, N is the total number of said 
consecutive time frames and C; is the capacitive load on the 
ith node. 
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3. A method of synthesizing a low power linear digital 
signal processing circuit as set forth in claim 2, where said 
determining step is performed by further determining 
whether multiplier constants aj monotonically increase or 
monotonically decrease in order of addition. 5 4. A method of fabricating a low power linear digital 
signal processing circuit as set forth in claim 3, where said 
synthesized design comprises word-parallel arithmetic 
devices. 
5. A method of fabricating a low power linear digital 
signal processing circuit as set forth in claim 3, where said 10 
synthesized design comprises bit-serial arithmetic devices. 
6. A method of synthesizing a low power linear digital 
signal processing circuit as set forth in claim 1, where said 
determining step is performed by further determining 
whether multiplier constants a; monotonically increase or 15 
monotonically decrease in order of addition. 
10 
12. A method of fabricating a low power linear digital 
signal processing circuit as set forth in claim 1, where said 
synthesized design comprises word-parallel arithmetic 
devices. 
13. A method of fabricating a low power linear digital 
signal processing circuit as set forth in claim 1, where said 
synthesized design comprises bit-serial arithmetic devices. 
14. A low power linear digital signal processing circuit 
fabricated in accordance with the method as set forth in 
claim 1. 
15. A low power linear digital signal processing circuit 
fabricated in accordance with the method as set forth in 
claim 2. 
16. A low power linear digital signal processing circuit 
fabricated in accordance with the method as set forth in 
claim 3. 
7. A method of fabricating a low power linear digital 
signal processing circuit as set forth in claim 1, where said 
definining initial circuit specifications is in terms of multi-
pliers and adder trees. 
8. A method of fabricating a low power linear digital 
signal processing circuit as set forth in claim 7, where said 
computing is performed by simulation. 
17. A low power linear digital signal processing circuit 
20 fabricated in accordance with the method as set forth in 
claim 4. 
9. A method of synthesizing a low power linear digital 
signal processing circuit as set forth in claim 7, where said 
transforming the circuit comprises restructuring the tree 
configuration. 
10. A method of fabricating a low power linear digital 
signal processing circuit as set forth in claim 1, where said 
defining initial circuit specification is in terms of a data flow 
graph. 
11. A method of synthesizing a low power linear digital 
signal processing circuit as set forth in claim 10, where said 
transforming the circuit comprises architectural transforma-
tion. 
18. A low power linear digital signal processing circuit 
fabricated in accordance with the method as set forth in 
25 claim 5. 
30 
19. A low power linear digital signal processing circuit 
fabricated in accordance with the method as set forth in 
claim 12. 
20. A low power linear digital signal processing circuit 
fabricated in accordance with the method as set forth in 
claim 13. 
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